Abstract: This paper addresses the development of accurate and efficient .behavioral models of digital integrated circuit input and output ports for signal integrity simulations and timing analyses. The modeling process is described and applied to the characterization of actual devices.
Introduction
The development of behavioral models of digital Integrated Circuits (IC) ports is a key resource for the assessment of signal integrity (SI) effects on fast digital circuits. Such an assessment is mainly achieved by simulating the evolution of signals on interconnects and requires accurate and efficient models of IC ports.
Behavioral models, that are simplified models obtained from waveforms computed or measured at devices ports, match this requirement.
In this paper we address the development of behavioral models via parametric representations, that offer interesting features. The estimation of parametric models can take into account all the physical effects relating port voltage and current, since their structure is selected by the estimation proces itself. Besides, the accuracy of such models is also weakly influenced by the external loads they are connected to.
The modeling process is described and applied to the characterization of both input and output ports of commercial IBM devices. 
Drivers models
The above expression assumes that the port current i is obtained as a combination of two submodels f and f2, reproducing the behavior of the driver in the High and Low output states, respectively. The combination coefficients are w1 and w2, that take into account driver state switchings. Submodels j l and jz are nonlinear dynamic parametric models, based on the theory of Radial Basis Functions (RBF) [3] . As a validation test, Figure 1 compares the re-> E!?zz23 Cr, = I p F ) Figure 3 shows the far-end voltage waveforms vzl(t) and u22(t) on both the active and the quiet land of the setup. This comparison highlights that also the far-end crosstalk signal, which is a sensitive quantity, can be carefully predicted by using PW-RBF models.
The estimation of PW-RBF models is rather fast and their numerical efficiency is fairly good. The CPU time needed to estimate the models of the above examples is some ten seconds on a Pentium-I1 PC @ I 350 MHz.
PW-RBF models turn out to be more than 20 times faster than transistor-level models and lead to timing errors that are always less than 5 + 20ps, being T, = 5 + l o p s the sampling time used in the estimation process. The above timing errors are obtained by computing the maximum delay between the crossing of a suitable voltage treshold of PW-RBF and reference transistor-level models responses.
Receivers models
The development of behavioral models for input ports (receivers in the following) is rather straightforward because, in contrast with output ports, their operation is hardly influenced by the IC internal states. For input port voltages in the range of power supply, receivers exhibit a mainly linear capacitive behavior, whereas outside such range their behavior is dominated by the nonlinear protection circuits. This property and the physical structure of receivers suggest the following model representation
where the current i flowing into the input pin is split into two contributions. The first part, 2 1 , is described It is ought to remark that a simple circuit model -(referred to as i -U model below) consisting of a shunt connection between a capacitor C , , and a nonlinear resistor belongs to the class defined by (2). In fact, a capacitor and a nonlinear resistor are the simplest il and in[ submodels taking into account both the static and dynamic behavior of receivers. However, it can be verified that a capacitor gives only a rough approximation of the quasi-linear behavior of the port, having order r = 1. A better accuracy can be achieved by using submodels il of dynamic order r = 3 + 7 (higher-order models). Also, the choice of equation (3) for i,l arises from qualitative analyses of the behavior of modeled receivers. If necessary, the accuracy of the proposed model can be further improved by using nonlinear parametric models.
Finally, the estimated models (2) are turned into equivalent circuits and implemented as SPICElike subcircuits by following the same procedure described in Section 2. An example highlighting the accuracy of the above models, estimated from detailed transistor-level models of high speed IBM receivers, follows. -v model (r = 1, C,, = 3pF) and an higher order model (T = 5, L1 N 8.39 nH, Lz N 7.27 nH).
As a first validation test, we consider a setup consisting of the MR driven by the series connection of a 5 R resistor and an ideal voltage source producing a step (amplitude=lV, transition time=lOOps). For such a setup, Fig. 4, panel (a) , shows the comparison between the MR i(t) reference response and estimated models responses. From the previous curves we can appreciate the improvement on the accuracy of higher-order models.
As a second and more realistic validation test, we consider a lOcm long lossy transmission line loaded by the MR and driven by the series connection of a 300 resistor and an ideal voltage source producing a I n s pulse (amplitude=Vdd, transition time=lOOps). Fig. 4, panel (b) and (c), shows the MR v(t) and i(t) reference responses and the responses generated by the higher-order model.
Finally, we assessed the performances of the estimated models (2) (i.e., model generation time, timing errors, accuracy, efficiency), finding results similar to those obtained in Section 2.
Conclusion
This paper addresses the development of accurate and efficient behavioral models of both input and output ports of digital ICs. The proposed approach is based on the estimation of nonlinear parametric models from port current and voltage waveforms. The obtained models perform well on high speed actual devices. Their cost of generation is low and they can replace transistor-level models for the simulation of realistic SI problems without appreciable loss of accuracy.
